Jump to Content
CERN
Accelerating science
Sign in
Directory
Home
News | Events
News
Events Calendar
Upcoming events
Past Events
About CERN openlab
About CERN openlab
History
Collaboration Members
Collaborating with us
Structure
Projects
openlab V [2015-2017]
Data Acquisition (online)
Data Analytics
Data Storage Architectures
Compute Management and Provisioning
Computing Platforms (offline)
Networks and Connectivity
Intel Innovation Management and Entrepreneurship
openlab IV [2012-2014]
Automation and Controls
Database
Networking
Platform
Storage Architecture
Project with Contributor
Project with Associate
ICE-DIP Project
Knowledge-sharing projects
Publications
All Publications
Presentations
Technical Documents
Education
Summer Students Programme
About the Programme
Summer Students News
Events and Visits
How To Apply
Summer Students Lectures
Summer Students Reports
Seminars
Workshops
Resources
Overview
Annual Reports
Press Releases
Press Coverage
Videos
Sponsors Spotlights
Collaboration Members
Overview
Industry Members
Huawei
Intel
Oracle
Siemens
Rackspace
Extreme Networks
Comtrade
Open Systems AG
Yandex
Research Members
EMBL European Bioinformatics Institute
ESPREVMED
Fermilab
GSI Helmholtz Centre for Heavy Ion Research
INFN National Institute for Nuclear Physics
IVI
King’s College London
Newcastle University
SCimPULSE
Jobs
TEP
Press
Search
You are here
Home
» Performance Analysis and SW optimization for...
Performance Analysis and SW optimization for HPC on Intel® Core™ i7, Xeon™ 5500 and 5600 family Processors
Author(s):
D. Levinthal
Date presented:
Wednesday, 21 July, 2010
Event presented at:
Advanced session on performance monitoring with Intel
Advanced session on performance monitoring with Intel
Presentation file:
HPC_Perf_analysis_Xeon_5500_5600_intro.pdf
Send by email
PDF version
