CERN Accelerating science

Overview of the available 128-bit Streaming SIMD (SSE) instructions on Core 2 processors

Author(s): 
S. Jarp
Date presented: 
Tuesday, 19 February, 2008
Event presented at: 
openlab II technical review meetings