



Published on *CERN openlab* (<http://test-static-05.web.cern.ch>)

[Home](#) > Overview of the available 128-bit Streaming SIMD (SSE) instructions on Core 2 processors

Overview of the available 128-bit Streaming SIMD (SSE) instructions on Core 2 processors ^[1]

Author(s):

S. Jarp


Date presented:

Tuesday, 19 February, 2008

Event presented at:

openlab II technical review meetings

Presentation file:

 [Overview of the available 128-bit Streaming SIMD \(SSE\) instructions on Core 2 processors.pdf](#) ^[2]

- [Visit Us](#)
- [RSS Feeds](#)

DISCLAIMER: This Web page contains pointers to material related to the management of CERN openlab in the Information Technology Department at the European Organization for Nuclear Research (CERN). Their use and distribution are regulated by the [CERN copyright notice](#).



Source URL: <http://test-static-05.web.cern.ch/publications/presentations/overview-available-128-bit-streaming-simd-sse-instructions-core-2>

Links

[1] <http://test-static-05.web.cern.ch/publications/presentations/overview-available-128-bit-streaming-simd-sse-instructions-core-2>

[2] <http://test-static-05.web.cern.ch/sites/test-static-05.web.cern.ch/files/presentations/Overview%20of%20the%20available%20128-bit%20Streaming%20SIMD%20%28SSE%29%20instructions%20on%20Core%20%20processors.pdf>