



## Moving to Good Software Designs

# (given the complexity of modern computing devices)

## "The 7 dimensions of performance"



Sverre Jarp CERN openlab CTO

IT Dept., CERN



# What is the CERN openlab?

- A science-industry partnership to drive R&D and innovation with over a decade of success
- Evaluate state-of-the-art technologies in a challenging environment and improve them
- Test in a research environment today what will be used in many business sectors tomorrow
- Train next generation engineers/employees
- Disseminate results and outreach to new audiences



2















ASSOCIATE Yandex

## Contents



- Why worry about performance?
- Complexity in Computing
- Guidelines for SW design
- Some HEP examples
- Conclusions

# Why worry about performance?

#### My arguments:

- The "easy ride" disappeared: The frequency scaling we enjoyed in the past does not exist any longer. It stopped a decade ago!
  - ..and, as a "by-product", the CPU/GPU architectures are becoming (much) more complicated
- Performance per watt: There are important thermal issues associated with large scale computing
  - Even when 1W processors exist!
- Performance per 
  There are important cost issues associated with large scale computing
  - Even when using "commodity equipment"

## Moore's law

- We continue to double the number of transistors every other year
- The consequences:
  - CPUs
    - Single core → Multicore → Manycore
    - Hardware vector support
    - Hardware threading
  - GPUs
    - Huge number of floating-point units
- Today, we commonly acquire chips with 1'000'000'000 transistors!
  - Intel/AMD server chips and high-end GPU devices are much more
    - Kepler GK110: 7.1 billion transistors









## "Intel platform 2015" (and beyond)



#### Today's silicon processes:

- 32, 28, 22 nm
- Being introduced:
  - 14 nm (2013/14)
- In research:
  - 10 nm (2015/16)
  - 7 nm (2017/18)
  - 5 nm (2019/20)
    - Source: Intel



S. Borkar et al. (Intel), "Platform 2015: Intel Platform Evolution for the Next Decade", 2005.

- Each generation will push the core count:
  - We are <u>inside</u> the many-core era (whether we like it or not) !





# **Complexity in Computing**

Sverre Jarp - CERN

### CERN openlab

## Archaic Computing Units

- As "stupid" as 50 years ago
- Still based on the Von Neumann architecture
- Primitive "machine language"
  - Ferranti Mercury:
    - Floating-point calculations
      - Add: 3 cycles; Multiply: 5 cycles

#### Today:

Programming for performance is the same headache as in the past



# And the language is ancient, too! Assembly/machine code!

B1.31:	# PredsB1.31B1.30	# Infreq
movsd	(%rsp), %xmm3	<b>#94.17</b>
lea	(%rbx,%rbx,2), %rcx	<b>#94.36</b>
movsd	(%rsi,%rcx,8), %xmm2	<b>#94.4</b> 0
incl	%eax	#93.42
movsd	8(%rsi,%rcx,8), %xmm0	<b>#94.4</b> 0
cmpl	%edx, %eax	<b>#93.39</b>
mulsd	%xmm2, %xmm2	<b>#94.4</b> 0
mulsd	%xmm0, %xmm0	<b>#94.4</b> 0
movsd	16(%rsi,%rcx,8), %xmm1	<b>#94.4</b> 0
addsd	%xmm0, %xmm2	<b>#94.4</b> 0
mulsd	%xmm1, %xmm1	<b>#94.4</b> 0
movl	%eax, %ebx	<b>#93.42</b>
addsd	%xmm1, %xmm2	<b>#94.4</b> 0
sqrtsd	%xmm2, %xmm2	<b>#94.4</b> 0
addsd	%xmm2, %xmm3	<b>#94.17</b>
movsd	%xmm3, (%rsp)	<b>#94.17</b>
jb	B1.31 # Prob 82%	#93.39



# And, even assembly is "too high level"

- Intel translates x86 assembly instructions
  - into micro-operations

- NVIDIA translates PTX (virtual assembly)
  - into machine instructions

- So, what does it mean (?) when the hardware tells you:
  - "XX<sup>N</sup> instructions executed"

## Performance: A complicated story!



- We start with a concrete, real-life problem to solve
  - For instance, simulate the passage of elementary particles through matter
- We write programs in high level languages
  - C, C++, CUDA, JAVA, Python, etc.
- A compiler (or an interpreter) <u>transforms</u> the high-level code to machine-level code
- We link in external libraries
- A sophisticated processor with a complex architecture and even more complex micro-architecture executes the code
- In most cases, we have little clue as to the efficiency of this transformation process



# A Complicated Story (in 9 layers!)

#### Problem

Design, Algorithms, Data

Language/Source program

**Compilers; Libraries** 

System architecture

Instruction set architecture

μ-architecture

Circuits

Electrons

• We must avoid being fenced into a single layer!

Adapted from Y.Patt, U-Austin

# In the days of the Pentium

- Life was really simple:
  - Basically two dimensions
    - The frequency of the pipeline
    - The number of boxes
  - The semiconductor industry increased the frequency
  - <u>We</u> acquired the right number of (single-socket) boxes





## **Frequency scaling**



- The 7 "fat" years of frequency scaling in HEP
  - The Pentium Pro in 1996: 150 MHz
  - The Pentium 4 in 2003: 3.8 GHz (~25x)
- But, this was 10 years ago!
- Since then
  - Core 2 systems:
    - ~3 GHz
    - Multi-core
- Recent CERN purchase:
  - Intel Xeon E5-2630L
    - "only" 2.00 GHz





# Accelerators (1): Nvidia Kepler GPU

- Made available in 4Q2012
  - GK110 GPU
  - 3x DP performance:
    - >1 Teraflops
  - Innovative design:
    - SMX (streaming multiprocessors)
    - Dynamic parallelism for spawning new threads
    - Hyper-Q enables multiple CPU cores to utilise CUDA cores



# Considerable interest in the HEP community

# Accelerators (2): Intel Xeon Phi

CERN openiab

- Intel Many Integrated Cores (MIC):
  - Announced at ISC10, available 2 ½ years later
  - Based on the x86 architecture, 22nm, ~1.0 GHz
  - Many-core (up to 62 cores) + 4-way multithreaded + 512-bit vector unit
  - Limited memory: 8 Gigabytes



**Sverre Jarp - CERN** 

## CPU servers: 7 dimensions of performance

#### First three dimensions:

- Pipelining
- Superscalar
- Hardware vectors/SIMD
- Next dimension is a "pseudo" dimension:
  - Hardware multithreading
- Last three dimensions:
  - Multiple cores
  - Multiple sockets
  - Multiple compute nodes

SIMD = Single Instruction Multiple Data





# Seven multiplicative dimensions:

- First three dimensions:
  - Pipelining
  - Superscalar
  - Hardware vectors/SIMD
- Next dimension is a "pseudo" dimension:
  - Hardware multithreading
- Last three dimensions:
  - Multiple cores
  - Multiple sockets
  - Multiple compute nodes



parallelism





### Intel Haswell superscalar architecture



Sverre Jarp - CERN

Unit

## **Memory Hierarchy**





# GPUs: 7 dimensions of performance

### First four dimensions:

- Pipelining
- Superscalar (dual issue)
- Threads (32)
- Instruction Scheduler (4)
- Then, there are:
  - Warps
- Last dimensions:
  - Multiple SMs
  - Multiple accelerators





### CERN openlab

# Streaming Multiprocessor Architecture

SMX	MX																		
	Warp Scheduler Warp Scheduler							Warp Scheduler Warp Scheduler											
C Di	Dispatch Dispatch Dispatch Dispatch						EDispatch Dispatch 2 EDispatch EDispatch												
							Regi	stor	File (I	55,53	6 x 3	Z-bit)	(						
		-	-														-	an a	
Germ	Gam	Down	Di Linte	Cale	640	Gove	DF GHC	100."	SFU	600	Gore	Com	OF HER	Con	Com	Core	<b>DP UN</b>	LANT	890
Case	Bam	Gain	<b>IP</b> ULL	Case	Gara	Core 1	<b>BROWN</b>	ndis.	sru	<b>G</b> irri	Gern	Care	or uni	Core	Con	Con	<b>BPUIL</b>	(and	snu
Clim	Gom	Curre	ter dala	Caise	C	Core	DP LWC	1014	eru.	Cim	Çón	Com	ar uin	Cone	Com	Coni	<b>DRUM</b>	Land	870
Gam	Gen	Circu	DF LAR	Gaine	Core	Core	<b>DENK</b>	1000	sru	Com	Core	Com	or Unit	Core	Con	Core	OF NO.	LANT	aru.
rine.				Dense	Contra la		in a sub-	1000	-				-				-		-
													_				_		
l-are	Page 1	Princes	199-119-11			L'anne	-	inas	ara.		Chart	C. C	CP-these	-	Care	C.mm			8-0
Lan	Carri	E.com	OF Use	<b>6</b>	6	Care	Diff them	1004	sru	Gan	Gene	Care	COP Lines	Cime	cam	Com	COP LAND	C.B.B.F	sru
Care	Gore	Dans	Di Line	Cate	Line	in second	BP son	u,v	sru:	Con	Com	Core	CP Hos	Core	Com	Com	69° U 11	LINET	stu
Care	Goos	Con	Diff Quili	Care	Care	Envi	D <sup>1</sup> Sec	10191	sru	Cire	Com	Com	CP Desi	Core	Core	Com	OP-U-I	LANT.	aru
Gam	Gem	Com	in the	Gase	Cove	Con	Dir uner	1000	aru.	-	Gere	Com	OP WH	Gere	Gere	Core	-	LANT	870
Casa	Gam	Geren	-	Cose	Card	Cone I	BP SVA	Lour	SFU	Com	Core	Com	or use	Con	Certe	Core	-	LANT	SRU .
			THE LOCK						-	and the second									-
													and the second				_		
1994 and	Gam	Dates	Lan street	Gate	Lan	Date	Diriche.	ilos P	aru	C.im	Com	Com	an ma	i de la calegaria	15 ann	Com	DPUIN		anu
Cate	Com	Gare	SP Gen	Case	Gura	Dave	DP SHE	1000	aru	c.m	Core	Core	GP Unit	Cone	Con	Con	CP No.	Low	anu
Care	Com	Date	IP Gen	Care	Cone	Bone	DF WA	1044	<b>a</b> ru	Com	Com	Com	GP 44-4	Cont	Core	Com	DPULS	LANT	<b>S</b> 7U
Care	Girre	Core	Diff Unit:	Cine	Core	Core	D <sup>ar</sup> (see	10047	aru	Core	Core	Com	cel line	Core	Con	Com	SP Uni	List	anu.
Intercanced Network																			
64 KD Shared Memory / L1 Cache																			
		_	-		-		48 K	B Re	ad 0	nly D	ata C	lache			-				
	Tex		Tex			Tex		Ter			Tex		Teo	e.		Так		Тек	
	Tex		Tes			Tex		Tes			Tex		Teo	5		Tex		Tex	

SMX: 192 single-precision CUDA cores, 64 double-precision units, 32 special function units (SFU), and 32 load/store units (LD/ST).

#### Source: NVIDIA white paper

Sverre Jarp - CERN

## Amdahl's law



Maximum speedup defined by Amdahl's law



$$S_p^{\max}(n) = \frac{1}{1 - p + \frac{p}{n}}$$

n = #threads, p = parallel fraction

Gene Amdahl (born: 1922)

#### Three possibilities

- Speedup less than thread-count: sub-linear
- Speedup <u>equal to</u> thread-count: linear
- Speed-up greater than thread-count: super-linear



# Scaled Speedup (Gustafson-Barsis's law)

- Amdahl's law does not take into account
  - Overhead costs
  - Natural desire to increase the problem size when computing with more cores

#### Increasing the core count enables

 An increase of the problem size → A decrease of the sequential fraction of computation → Increased speed-up



John L. Gustafson CalTech in 1977 (Moved from Intel to AMD in 2012)

Edwin Barsis: Director at Sandia Labs (at the time)





# Recommendations (based on observations in openlab)

# A proposal for "agile" software:



- 1) Seek out parallelism at all levels
  - a. Events, tracks, vertices, etc.
  - b. Perform "chunk" processing (removing event separation)
- 2) Build forward scalability
- 3) Create compute-intensive kernels
- 4) Optimise data layout for locality of reference
- 5) Performance-oriented Code
- 6) Combine broad programming talents
- 7) Use best-of-breed tools

# **Concurrency in High Energy Physics**

- We are "blessed" with lots of it:
  - Entire events
  - Particles, hits, tracks and vertices
  - Physics processes
  - I/O streams (ROOT trees, branches)
  - Buffer handling (also data compaction, etc.)
  - Fitting variables
  - Partial sums, partial histograms
  - and many others .....



- Usable for both data and task parallelism!
- But, fine-grained parallelism is not well exposed in today's C++ frameworks **Sverre Jarp - CERN**





### CERN openlab

# The holy grail: Forward scalability

- Not only should a program be written in such a way that it extracts maximum performance from today's hardware
- On future processors, performance should scale automatically
  - In the worst case, one would have to recompile or relink
- Additional CPU/GPU hardware, be it cores/threads or vectors, would automatically be put to good use
- Scaling would be as expected:
  - If the number of cores (or the vector size) doubled:
    - Scaling would be close to 2x, but certainly not just a few percent

#### We cannot afford to "rewrite" our software for every hardware change! Sverre Jarp - CERN

Pre

# Kernel-oriented Programming



**Heavy compute** 

- Take the whole program and its execution behaviour into account
  - Get yourself a global overview as soon as possible
    - Via early prototyping with realistic algorithms/data
    - Influence early the design and definitely the implementation

#### • Foster clear split:

- Prepare to compute
- Do the heavy computation
  - In <u>kernels</u>, where you go after <u>all</u> the available parallelism
- Post-processing
- Often, a single kernel is not sufficient
  - A sequence of kernels may be needed

## CPU / GPU co-existence



- What I would like to see happen to a (possibly dusty, sequential) x86 application:
- A strong porting effort to move it to the GPU
  - A good "kernel-oriented design" that aims for a triple-digit speed-up
- Then, a solid port back to the CPU servers
  - Exploiting vectors and cores

#### • Outcome:

 Applications that can profit from new breakthroughs on either side of the fence

# CPU / GPU comparison (A case study)

- A study presented by Robert J. Harrison, ORNL
  - 3 years old (but approach still highly interesting)
  - Metropolis Monte Carlo (Chemistry benchmark)

#### • Hardware:

- NVIDIA Tesla C1060 @ 1.3 GHz
  - 240 cores, 1/8 DP MADD/cycle
- Intel Core I7 920 @ 2.67 GHz
  - Quad core, single socket, 4 DP FLOPS/cycle \_

1.8 : 1 ratio

- Performance of CUDA kernel (initial port)
  - 520x faster than Intel (CPU & compiler)

Accelerating past the petascale. A case study of GPGPUs in chemistry (R.J.Harrison, UT/ORNL, 2010)

### CPU / GPU comparison (Case study - cont'd)



#### Second step:

- Go back and understand all performance dimensions of the CPU
  - In particular, get vectorisation to work

#### Bottom line:

- Improvement: 30x; new NVIDIA : Intel ratio (17.6x)
- 'The optimal x86 and CUDA kernels become "identical" '

#### R.J. Harrison's conclusion:

- "Any credible architecture benchmark must back port the CUDA kernel to x86 and vectorise it"
  - In the name of "architectural freedom"

## Data layout: SoA versus AoS







# Performance-oriented code

### C++ for performance

- Use light-weight C++ constructs
- Minimize virtual functions
- Inline whenever important
- Optimize the use of math functions
  - SQRT, DIV
  - LOG, EXP, POW
  - SIN, COS, ATAN2

Use vector libraries whenever possible

Learn to inspect the compiler-generated assembly, especially of kernels

## Performance tools



### Surround yourself with good tools:

- Compilers (not just one!)
- Libraries
- Profilers
- Debuggers
- Thread checkers
- Thread profilers

🧾 Locate	Memory Problems				MARE	Intel Inspe	ctor XE 20	013	
🛛 \varTheta Target	🙏 Analysis Type 🚦 Collectio	n Log 🕴 🧶 Sumi	mary						
Problems								8	
ID 🔺 🔍	Problem	Sources		Modu	lles	Object Size	State	*	
🗄 P1 🛛 🔕	Mismatched allocation/deallocat	find_and_fix_me	emory_errors.cpp	find_a	nd_fix_memory_errors.exe		New New	E	
🖽 P2 🛛 🔕	Invalid memory access	find_and_fix_me	emory_errors.cpp	find_a	nd_fix_memory_errors.exe		New		
🖽 P3 🛛 🛆	Memory leak	api.cpp; asctime	e.c; util.cpp; vide	. MSVC	R100D.dll; find_and_fix_me	2	P Confirmed	1	
🗄 P4 🛛 🔕	Memory leak	find_and_fix_me	emory_errors.cpp	find_a	nd_fix_memory_errors.exe	784	Deferred	-	
⊲ 1 0	↓ 1 0 f 2 ▷ All Code Locations: Invalid memory access								
Description 🔺	Source	Function	Module		Object Size (	Offset			
Allocation site	Allocation site find_and_fix_memory_errors.cpp:163 operator() find_and_fix_memory_errors.exe 112								
161	unsigned int serial=1	;			find_and_fix_memory	_errors.exe	operator()	-	
162	unsigned int mboxsize	= sizeof(unsi	gned int)*(max	K_obj	find_and_fix_memory	/_errors.exe	execute - p	par	
163	<pre>unsigned int * local_mbox = (unsigned int *) malloc(m tbb_debug.dll!local_wait_for_all - custom_sc</pre>							_SC	
165	164 tbb_debug.dll!local_spawn_root_and_wait - sc 165 for (unsigned int i=0:i<=(mboxsize/(sizeof(unsigned i tbb_debug.dll!spawn_root_and_wait - schedule								
Write         find_and_fix_memory_errors.cpp:166         operator()         find_and_fix_memory_errors.exe         112									
164					find_and_fix_memory	_errors.exe	operator()	-	
165	for (unsigned int i=0	;i<=(mboxsize/	(sizeof(unsigr	ned i	find_and_fix_memory	_errors.exe	execute - p	par	
166	<pre>local_mbox[i]=0;</pre>	//Memory Erro	r: C declared	array	tbb_debug.dll!local	_wait_for_a	11 - custom	sc	
167 168	for (int y = r.begin(	); y != r.end(	); ++y) {		tbb_debug.dll!local tbb_debug.dll!spawr	l_spawn_root n_root_and_wa	_and_wait - ait - schedu	sc ale	

# **Broad Programming Talent**

In order to cover as many layers as possible

Solution \_\_\_\_\_\_



Algorithms, abstraction

Language/Source program

**Compiled code, libraries** 

**System architecture** 

**Instruction set** 

μ-architecture

Circuits

**Electrons** 

Technology specialists

**Sverre Jarp - CERN** 





# HEP examples

Sverre Jarp - CERN

# Examples of parallelism: CBM/ALICE track fitting



- Extracted from the High Level Trigger (HLT) Code
  - Originally ported to IBM's Cell processor
- Tracing particles in a magnetic field
  - Embarrassingly parallel code
- Re-optimization on x86-64 systems
  - Using vectors instead of scalars

I.Kisel/GSI: "Fast SIMDized Kalman filter based track fit" http://www-linux.gsi.de/~ikisel/17\_CPC\_178\_2008.pdf



"Compressed Baryonic Matter"

# **CBM/ALICE** track fitting



- Details of the re-optimization on x86-64:
  - Part 1: use SSE vectors instead of scalars
    - Operator overloading allows seamless change of data types
    - Intrinsics (from Intel/GNU header file): Map directly to instructions:
      - \_\_mm\_add\_ps corresponds directly to ADDPS, the instruction that operates on four packed, single-precision FP numbers
        - 128 bits in total
    - Classes
      - P4\_F32vec4 packed single class with overloaded operators
        - F32vec4 operator +(const F32vec4 &a, const F32vec4 &b) {
           return \_mm\_add\_ps(a,b); }

 Result: 4x speed increase from x87 scalar to packed SSE (single precision)

# Examples of parallelism: CBM track fitting



- Re-optimization on x86-64 systems
  - Step 1: Data parallelism using SIMD instructions
  - <u>Step 2</u>: use TBB (or OpenMP) to scale across cores



## Example: ROOT minimization and fitting



- Minuit parallelization is independent of user code
- Log-likelihood parallelization (splitting the sum) is quite efficient
- Example on a 32-core server:



Recent paper: Comparison of Software Technologies for Vectorization and Parallelization (CERN openlab, 2012)

#### In principle, we can have combinations of:

- vectorization (using SSE or AVX)
- parallelization via multi-threading in a multi-core CPU
- multiple process in a distributed computing environment

# Examples of parallelism: GEANT4



#### Initially; ParGeant4 (Gene Cooperman/NEU)

 implemented event-level parallelism to simulate separate events <u>across remote nodes</u>.

#### New prototype re-implements thread-safe event-level parallelism inside a multi-core node

- Done by NEU PhD student Xin Dong:
  - Using FullCMS and TestEM examples
- Required change of lots of existing classes (10% of 1 MLOC):
  - Especially global, "extrn", and static declarations
  - Preprocessor used for automating the work.
- Major reimplementation:
  - Now in separate branch in the G4 source tree

#### Additional memory: Only 25 MB/thread (!) Sverre Jarp - CERN



## Multithreaded GEANT4 benchmark

- Excellent "weak" scaling on 32 (real) cores
  - With a 4-socket server



## Geant4 in medicine (Another case study)



CUDA-based Geant4 Monte Carlo Simulation for Radiation Therapy

N. Henderson & K. Murakami

GTC 2013

#### SOA:

Common pattern in CUDA to allow for coalesced memory access

Experiments with transport showed this to be 3-4x faster than AOS Benchmark on Tesla C2070:

100 million primary particles

Time: 72 minutes

~ 23.1 primary particles per ms

~ 50-60x speedup over Geant4 on 1 CPU

Component	Percentage of overall time					
Physics processes	50					
Energy dose reduction	30					
Interaction length	18					
Run management	2					



## **Concluding remarks**

- Massively parallel hardware is here to stay!
- Our current software frameworks were not developed for such parallelism
- Nevertheless, in physics, we have the parallelism needed
- Porting to GPUs is beneficial for code redesign
- If you ensure that the CPU version also profits, you can have the best of both worlds!



# Thank you!