





- Motivation
 - Why silicon photonics for CERN?
- Short theoretical introduction
 - Mach-Zehnder modulator device principles
 - Implementation in silicon
- How can we fabricate our own prototypes?
 - Multi-project wafer runs
 - Advantages and restrictions
- Device simulations How to find the best design parameters?
 - Interplay optical and electrical simulations
 - Identification of design to be realized
- Mask design
 - What is included in the chip?
 - What to consider regarding specific foundry technology?



Fiber optic links are installed to transmit collision data from detector to data center



Radiation in detector requires special component design





Particles created in collision (e.g. neutrons, x-rays) impinge on components installed in Large Hadron Collider (LHC) detectors and might damage them.

LHC upgrades pose new challenges to component design



Solution A: improve existing option (III-V based components)

Solution B: new technology



Silicon photonics could be solution B

High data rates possible →transmit larger amount of raw data →reduce channel count



Radiation hardness (CMS's silicon tracker)
→place transmitters closer to collision center
→eliminate copper wiring



Possibility for electro-optic integration with driver IC and/or particle sensor
→less bulk in detector
→reduce power consumption



Why do we chose a Mach-Zehnder modulator?



Several possible transmitter technologies in silicon:

- Electro-absorption modulator
 - ➤ requires germanium overgrowth, relatively new technology → not fully mature
- Ring modulator
 - \succ high temperature sensitivity \rightarrow not compliant with requirements
- Mach-Zehnder modulator (MZM)
 - \succ silicon only, wide temperature range, mature technology \rightarrow best option



Phase shift between two interfering light beams causes constructive (1-bit state) or destructive (0-bit state) interference at MZM output



 \rightarrow the closer the phase shift to π , the better the optical extinction ratio





large difference in ref. index leads to strong confinement of light

→ small waveguides, sharp bends possible



How can phase shift be realized? Incorporate a pn-junction into waveguide!



Guided mode interacts with carriers in silicon through plasma dispersion effect:

injection/depletion of carriers changes silicon's refractive index



refractive index change translates into phase shift

Buried oxide (SiO₂)

Silicon substrate



Device that can be fabricated is defined through mask layout



Mask layout:

Drawing 2D shapes to define areas where certain fabrication steps are to be

Fabricated, real device





What is a multi project wafer (MPW) run?

Wafer space and fabrication costs are shared among many different projects (customers)

(MPW Image)



Offered through ePIXfab: consortium of several European silicon foundries





Biggest advantage: Affordability for Prototyping!



Also:

Availability of pre-designed foundry "building blocks" devices with validated performance \rightarrow lower hurdles for more complicated chip designs

The main restriction is limited design freedom





- Doping not variable: 2 (Leti) or 3 (imec) fixed doping concentrations for n- and p-type
- Fixed etch depth: shallow, deep, full
- Fixed SiO₂ thickness (strong impact on radiation resistance)

But: limited design freedom also means reduced number of possible device designs



Large phase shift wanted!

→ Best combination of rib width and junction offset for each etch depths must be found before mask layout can be made



Phase shift is predicted with simulations



effective refractive index for guided mode at voltages of interest





Example results on the basis of Imec's shallow etch waveguide





Deep etch waveguides show better performance than shallow etch waveguides



Deep etch waveguides have

- larger overlap of depletion zone and optical mode
- ➔ higher phase modulation efficiency
- \rightarrow Shorter phase shifter length for π phase shift required

shallow etch



Previous experiments show phase shift degradation with increasing x-ray dose

But: No quantitative simulations to predict radiation response of devices found yet.



Assessment of radiation hardness as function of dose and device design has to be done experimentally!



What is actually included in Leti chip layout?



- 1 Leti building block MZM
- 1 Leti building block photo diode
- 20 Leti building block grating couplers as optical input/output
- 3 deep etch custom design MZMs with different lengths
- 1 shallow etch custom design MZMs with different lengths
- 4 doped regions for material analysis



Connection of Leti building block to custom design required taper





There are more active components on Imec layout



6 Imec building block MZMs with different parameter sets

3 Imec building block photo diodes

2 deep etch custom design MZM for 1550nm with different doping widths

2 shallow etch custom design MZMs for 1550nm with different doping widths

1 deep and 1 shallow etch custom design MZM for 1310nm

5mm



Initial space for bond pads for active devices was not enough



custom MZMs share one signal bond pad









Question "Can CERN benefit from SiPh technology?" needs to be answered.

Characterize Leti and Imec chips

Identify reason for (expected) device failure

Determine if there is (realistic) solution to mitigate radiation damage









