



Published on *CERN openlab* (<http://test-static-05.web.cern.ch>)

[Home](#) > Vector architecture in the Intel many-core co-processor (Knights Corner)

---

## Vector architecture in the Intel many-core co-processor (Knights Corner) <sup>[1]</sup>

### Author(s):

S. Jarp

### Date presented:

Tuesday, 24 April, 2012

### Event presented at:

openlab IV minor review meeting 3

### Presentation file:

 [KNC\\_ISA\\_Overview\\_Apr2012\\_SJ\\_New\\_V4.pdf](#) <sup>[2]</sup>

- [Visit Us](#)
- [RSS Feeds](#)

DISCLAIMER: This Web page contains pointers to material related to the management of CERN openlab in the Information Technology Department at the European Organization for Nuclear Research (CERN). Their use and distribution are regulated by the [CERN copyright notice](#).



---

**Source URL:** <http://test-static-05.web.cern.ch/publications/presentations/vector-architecture-intel-many-core-co-processor-knights-corner>

### Links

[1] <http://test-static-05.web.cern.ch/publications/presentations/vector-architecture-intel-many-core-co-processor-knights-corner>

processor-knights-corner

[2] [http://test-static-05.web.cern.ch/sites/test-static-](http://test-static-05.web.cern.ch/sites/test-static-05.web.cern.ch/files/presentations/KNC_ISA_Overview_Apr2012_SJ_New_V4.pdf)

[05.web.cern.ch/files/presentations/KNC\\_ISA\\_Overview\\_Apr2012\\_SJ\\_New\\_V4.pdf](http://test-static-05.web.cern.ch/files/presentations/KNC_ISA_Overview_Apr2012_SJ_New_V4.pdf)