



Published on *CERN openlab* (<http://test-static-05.web.cern.ch>)

[Home](#) > High-Throughput Data Processing with FPGAs

High-Throughput Data Processing with FPGAs ^[1]

Date:

Tuesday, 31 October, 2017 - 11:00 to 12:15

Location:

[IT Auditorium 31-3-004](#) ^[2]

The upgrades of the four large experiments of the LHC in the coming years will result in a huge increase of data bandwidth for each which needs to be processed very efficiently. It is a challenging task for which several technologies are being considered, notably FPGA compute accelerators.

LHCb's Christian Faerber has been undertaking a series of performance studies for the LHCb upgrade with HEP algorithms on FPGA compute accelerators, in the context of the High-Throughput-Compute Collaboration with Intel.

Indico or other event webpage:

[For more information about the event:](#) ^[3]

- [Visit Us](#)
- [RSS Feeds](#)

DISCLAIMER: This Web page contains pointers to material related to the management of CERN openlab in the Information Technology Department at the European Organization for Nuclear Research (CERN). Their use and distribution are regulated by the [CERN copyright notice](#).



Source URL: <http://test-static-05.web.cern.ch/news/high-throughput-data-processing-fpgas>

Links

[1] <http://test-static-05.web.cern.ch/news/high-throughput-data-processing-fpgas>

[2] <https://maps.cern.ch/mapsearch/>

[3] <http://cseminar.web.cern.ch/cseminar/>