



Published on *CERN openlab* (<http://test-static-05.web.cern.ch>)

[Home](#) > Porting LHC detector simulations on Intel Xeon and Xeon Phi architectures

---

## Porting LHC detector simulations on Intel Xeon and Xeon Phi architectures <sup>[1]</sup>

### Author(s):

A. Gheata

### Date presented:

Sunday, 15 November, 2015

### Event presented at:

Intel HPC Developers Conference - Austin, TX, November 14-15, 2015

[For more information about the event](#) <sup>[2]</sup>

### Presentation file:

 [SC15\\_GeantV.pptx](#) <sup>[3]</sup>

- [Visit Us](#)
- [RSS Feeds](#)

DISCLAIMER: This Web page contains pointers to material related to the management of CERN openlab in the Information Technology Department at the European Organization for Nuclear Research (CERN). Their use and distribution are regulated by the [CERN copyright notice](#).



---

**Source URL:** <http://test-static-05.web.cern.ch/publications/presentations/porting-lhc-detector-simulations-intel-xeon-and-xeon-phi-architectures>

**Links**

- [1] <http://test-static-05.web.cern.ch/publications/presentations/porting-lhc-detector-simulations-intel-xeon-and-xeon-phi-architectures>
- [2] <https://hpcdevcon.intel.com>
- [3] [http://test-static-05.web.cern.ch/sites/test-static-05.web.cern.ch/files/presentations/SC15\\_GeantV.pptx](http://test-static-05.web.cern.ch/sites/test-static-05.web.cern.ch/files/presentations/SC15_GeantV.pptx)