

RICH reconstruction on FPGAs

Christian Färber CERN Openlab Fellow LHCb Online group

On behalf of the LHCb Online group and the HTC Collaboration

8th LHCb Computing Workshop 17.11.2016



intel





HTCC

- High Throughput Computing Collaboration
- Members from Intel and CERN LHCb/IT
- Test Intel technology for the usage in trigger and data acquisition (TDAQ) systems
- Projects
 - Intel[®] KNL computing accelerator
 - Intel® Omni-Path 100 Gbit/s network
 - Intel[®] Xeon/FPGA computing accelerator








Upgrade Readout Schematic

- Raw data input ~ 40 Tbit/s
- EFF needs fast processing of trigger algorithms, different technologies are explored.
- Test FPGA compute accelerators for the usage in:
 - Event building
 - Decompressing and re-formatting packed binary data from detector
 - Event filtering
 - Tracking
 - Particle identification
- Compare with: GPUs, Intel[®] Xeon/Phi and other compute accelerators

Christian Färber, 8th LHCb Computing Workshop – 17.11.2016



3





FPGAs as Compute accelerators

- Microsoft Catapult and Bing
 - Improve performance, reduce power consumption
- LHCb: Test for future usage in upgraded HLT farm:



- Event building
- Track fitting, pattern recognition, PID algorithms
- Current Test Devices in LHCb
 - Nallatech PCIe with OpenCL
 - Intel[®] Xeon/FPGA








Test case: RICH PID Algorithm

- Calculate Cherenkov angle O_c for each track t and detection point D
- RICH PID is not processed for every event, processing time too long!



Calculations:

- solve quartic equation
- cube root
- complex square root
- rotation matrix
- scalar/cross products





Nallatech 385 Board

- FPGA: Altera Stratix V GX A7
 - 234'720 ALMs, 940'000 Registers
 - 256 DSPs
- Programming model : OpenCL
- Host Interface: 8-lane PCIe Gen3
 - Up to 7.5GB/s




6

- Memory: 8GB DDR3 SDRAM
- Network Enabled with (2) SFP+ 10GbE ports
- Power usage: ≤ 25W (GPU up to 300W)



Nallatech 385 Board Results I Performance reference:

- Intel Core i7-4770 CPU single thread vectorized




- Acceleration of factor up to 6 with Nallatech 385
- FPGA kernel faster, bottleneck data transfer



Nallatech 385 Board Results II

Energy efficiency comparison of three devices



8

 It is estimated that the FPGA accelerator is a factor 4.3 more energy efficient than the GPU


Power measurements are planned to check!





Intel[®] Xeon/FPGA

Two socket system: First: Intel[®] Xeon[®] E5-2680 v2



9

Second: Altera Stratix V GX A7 FPGA

• 234'720 ALMs, 940'000 Registers, 256 DSPs

- Host Interface: high-bandwidth and low latency
- Memory: Cache-coherent access to main memory
- Programming model: Verilog now also OpenCL
- Power usage: Will be tested with next version






Implementation of Cherenkov Angle reconstruction

- 748 clock cycle long pipeline written in Verilog
 - Additional blocks developed: cube root, complex square root, rot. matrix, cross/scalar product,...
 - Lengthy task in Verilog with all test benches (implementation took 2.5 months)
- Pipeline running with 200MHz \rightarrow 5ns per photon
- FPGA resources:

FPGA Resource Type	FPGA Resources used [%]	For Interface used [%]
ALMs	88	30
DSPs	67	0
Registers	48	5




Intel[®] Xeon/FPGA Results



- Acceleration of factor up to 35 with Intel[®] Xeon/FPGA
- Theoretical limit of photon pipeline: a factor 64 with respect to single Intel[®] Xeon[®] thread
- Bottleneck: Data transfer bandwidth to FPGA





Christian Färber, 8th LHCb Computing Workshop – 17.11.2016

122 Nopenlab



Compare PCIe – QPI Interconnect




- Nallatech 385 PCIe vs. Intel[®] Xeon/FPGA QPI
- Both Stratix V A7 with 256 DSPs
- Programming model: OpenCL



Reconstruct 1'000'000 photons

RICH Kernel

Compare Nallatech 385 and Intel Xeon/FPGA acceleration







Future Tests

Implement additional LHCb HLT algorithms

 Tracking, decompressing and re-formatting packed binary data from detector, ...

Compare performance with first multichip Intel[®]
 Xeon/FPGA system with Arria 10 FPGA

Broadwell+Arria10 arrived in our lab now (2)

- Measurements of Arria10 PCIe accelerators
- Implement the FPGA program in our framework, Gaudi, ...
- Power measurements

- Compare with GPUs, ...





New Intel[®] Xeon/FPGA with Arria10 FPGA

- Multichip package including:
 - Intel[®] Xeon[®] E5-2600 v4
 - Intel[®] Arria10 GX 1150 FPGA



15 Nopenlab

inte

• 427'200 ALMs, 1'708'800 Registers, 1'518 DSPs

- Hardened floating point add/mult blocks!
- Host Interface: Bandwidth 5x higher than Stratix V version
- Memory: Cache-coherent access to main memory
- Programming model : Verilog soon also OpenCL





Power Measurements


Christian Färber, 8th LHCb Computing Workshop – 17.11.2016

- Just started with power meter
- Run and analyse scripts are finished
- We have measurement permission for Intel[®] Xeon/FPGA Skylake + Arria10

- We will get this 2017 – Q1

- Also Xeon CPUs, GPUs and other PCIe FPGA accelerators will follow
- Interesting metric is: photons/(s*J)

Power measurement: Xeon CPU (E5-2680 v2) single thread









ALTERA FPGA

Summary

- Results are very encouraging to use FPGA acceleration in the HEP field
- Intel[®] Xeon/FPGA accelerator
 performs better than the
 Nallatech PCIe board using the same FPGA
- Programming model with OpenCL very attractive and mandatory for HEP field
- Also other experiments want to test the usage of the Intel[®] Xeon/FPGA with Arria10!
- High bandwidth interconnect and modern Arria10 FPGA lets expect high performance and performance per Joule for HEP algorithms! Don't forget Stratix10!





LHCB



Backup

