



This research project has been supported by a Marie Curie Early European Industrial Doctorates Fellowship of he European Community's Seventh Framework Programme Under contract number (PITN-GA-2012-316596-ICE-DIP)"

0

CERN openiab o

0











Standard Model

BOHR MODEL

0



STANDARD MODEL











- HQ in Geneva (Switzerland)
- 61 years of existence
- 21 member states (Israel since 2014), 45 associate
- states, 17 cooperating states, 7 Observers
- ~14000 people




CERNopenlab

0

LHC









ATLAS: A Thoroidal LHC Apparatus


CMS: Compact Muon Solenoid


ALICE: A Large Ion Collider Experiment


LHCb: Large Hadron Collider Beauty

Eksperymenty:

ACE, AEGIS, **ALICE**, ALPHA, AMS, ASACUSA, **ATLAS**, ATRAP, AWAKE, BASE, CAST, CLOUD, **CMS**, COMPASS, DIRAC, ISOLDE, **LHCb**, **LHCf**, **MOEDEL**, NA61/SHINE, NA62, NA63, nTOF, OSQAR, **TOTEM**, UA9







LHCb

VELO: Collision point localization


Inner/Outer Tracker: Trajectories and momentum

RICH: *Particle identification*

SPD, PS, ECAL, HCAL: *Hadron, electron, photon identification*

MUON: *Particle identification*

Trigger System



0

Tasks:


- Bandwidth reduction
- Data buffering

Some features:

- Hierarchic structure
- > ASIC (LO)
- FPGA (L1)
- Non-standard solutions!

Level	Event Frequency	Bandwidth
Front-end	40MHz	4TB/s
LO	1MHz	100GB/s
L1	40kHz	4GB/s
HLT	400Hz	40MB/s


Readout Network



0

0

CERNopenlab



CERNopenlab

0

0

Software for LHCb

Application AppConfig	Simulation: Gauss	Digitization: Boole	Alignment	Analysis (Python): Bender	Analysis repository: Erasmus	Event presentation: Panoramix	Trigger: Moore, L0App	Monitoring and control:	
	DecFiles		Reconstruction : Brunel		Analysis: DaVinci			Orwell (Calo) Panoptech (Rich),	
				Anal	ysis	Stripping	Hlt	Vetra (Velo, ST)	
Component Libraries			Phys						
					Rec				
				Lb	com				
Frameworks	L	LHCbSys [Data_Dictionary, Event_Model, Detector_Description, Conditions_Database]						Online	
	Gaudi (GaudiPython)								
	2		\geq						

LHCb Schedule



0

\geq	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022
LH	LHC test R1 Phase		LS1 P	hase	R2 P	hase		LS2 P	hase	R3 P	hase				

	0	Collision energy	Bunch length	Bunch Luminosity	Event Frequency		Generated data (limit)	Stored data
	R1	8 TeV	50ns	4e32/(cm^2*s)	40MHz	100KB	4TB/s	40MB/s
	R2	13 TeV	25ns	4e32/(cm^2*s)	40MHz	100KB	4TB/s	2GB/s
-	R3	14 TeV	25ns	2e33/(cm^2*s)	30MHz	> 100KB	4TB/s	> 2GB/s

LS1 + R2: Simplifications in L0 i L1

0

LS2 + R3:


HLT moved from cavern to surface

Complete elimination of L0 i L1 (Full Software Trigger)

Computing at CERN



0



Przemysław Karpiński - CERN Openlab, ICE-DIP




Multiple "big" frameworks

CERNopenlab

0

0


- Code developed by physicists
- Code developed in a hurry
- Detector systems specific knowledge
 - Development criteria change over time
 - High robustness & efficiency requirements





ICE-DIP 2013-2017: The Intel-CERN European Doctorate Industrial Program

A public-private partnership to research solutions for next generation data acquisition networks, offering research training to five Early Stage Researchers in ICT



Research topics:

0

CERNopenlab

Silicon photonics systems
Next generation data
High speed configurable logic
Computing solutions for high performance data filtering

CERNopenlab

0

0

ICE-DIP Projects

	Theme	WP	ESR	Challenge	Research
× /	Silicon Photonics	WP1	ESR1 (Santa-clara, US)	Need affordable, high throughput, radiation tolerant links	Design, manufacture, test under stress a Si- photonics link
•	Reconfi- gurable Logic	WP2	ESR2 (Munich, Germany)	Reconfigurable logic is used where potentially more programmable CPUs could be proposed	A hybrid CPU/FPGA data pre- processing system
3	DAQ networks	WP3	ESR3 (Gdańsk, Poland	Bursts in traffic are not handled well by off-the-shelf networking equipment	Loss-less throughput up to multiple Tbit/s with new protocols
181	High performance data filtering			Accelerators need network data, but have very limited networking capabilities	Direct data access for accelerators (network- bus-devices-memory)
, N			ESR5 (Paris, France)	Benefits of new computing architectures are rarely fully exploited by software	Find and exploit parallelization opportunities and ensure forward scaling in DAQ networks



Manycore architectures

- Time and energy **costs** in the context of High Energy Physics
- **Programmability** in terms of existing frameworks
 - Deployment model and scalability
 - Performance tuning methodology





0

Work in progress

Activity	Status	Measurables
VCL library port for KNC	Completed?	 Good cooperation with VCL author Agner Fog (TUD, Copenhagen) Code published in public domain (GPL) Measurements gathered, Article in review
LLVM as large code optimization platform	Hardware manufacturers need to put effort	- Possible methodology for both industry and academia
HEP benchmarking suite	Under development	 New benchmark suite and algorithm library for HEP available in public domain (permissive license)
Blog on Many-core	Continuous work	- <u>cern.ch/manycore</u>
× /		



Wrong questions asked?

How do I measure performance?

- Do you know what the metric is?
- How do I increase performance?
- What are your hot-spots?

How do I make my solution scalable?
What is your definition for scaling?

Better questions?

CERNopenlab

- How do l'increase performance with minimal effort?
 - #pragma ...
- Compile with -O3 -fastmath
- Use faster library
- How do I choose proper metric?
 - Measure throughput
 - Measure latency
 - Measure memory utilization
- How do I create specification of my software?
 - Code IS the specification

VCL and VCLKNC

CERNopenlab

0

Ø

Vec16f: Vector of 16 single precision floating point values

class Vec16f {

protected:

m512 zmm; // Float vector

public:

// Default constructor: Vec16f() {

// Constructor to broadcast the same value into all elements: Vec16f(float f) { zmm = mm512 set1 ps(f);

```
// Constructor to build from all elements:
Vec16f(float f0, float f1, float f2, float f3, float f4, float f5, float
      float f8, float f9, float f10, float f11, float f12, float f13, float
    zmm = _mm512_set_ps(f0, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f1:
```

```
// Constructor to convert from type m512 used in intrinsics:
Vec16f( m512 const & x) {
```


```
zmm = x;
```

```
SIMD vector abstraction layer
```

- Based on VCL library by Agner Fog (TUD, Copenhagen) www.agner.org Invaluable learning materials!
- Classes hiding SSE, AVXx
 - VCLKNC extension for IMCL (KNC) https://bitbucket.org/veclibknc/vclk nc

GPL, proprietary licensing possible

VCL: KNC vs XEON




0

0

CERNopenlab

VCL: KNC vs XEON




Conclusions:

CERNopenlab

0

Intrinsics are not that complicated (but tricky sometimes)


- KNC core microarchitecture is not that bad
 - Can we get higher frequency?
- Use floats instead of doubles!
- Throughput is promising.




Law Of Diminishing Returns

Suppose, for example, that **1 kilogram** of seed applied to a certain plot of land produces **one ton** of crop, that **2 kg of seed produces 1.5 tons**, and that **3 kg of seed produces 1.75 tons**.

CERNopenlab





We need systematic revolution

- Write simplest code that solves your problem
 - We ALWAYS underestimate complexity!
 - Not sure what is proper SPECIFICATION before writing code down
 - Early optimization is overkill

CERNopenlab

Ŧ

-) Evaluate the cost of optimization and cost of redesign
 - Cost metric depends on project requirements!
 - > You already know cost of initial implementation
- Identify ", hot spots" and optimize them
 - Hot spot is not only a function: it can be algorithm or structure
 - Repeat 2) until it is REASONABLE!
 - Write version 2 and start from the beginning
 - Don't be afraid to do that! You how knowledge you didn't have at stage 1)
 - Some components can and should be re-used

CERNopenlab UME – Unified Multi/Manycore Environment

SIMD abstraction layer:

- // 256 bit integer vectors typedef SIMDVec<int8 t, 32> typedef SIMDVec<uint8 t, 32> typedef SIMDVec<int16 t, 16> typedef SIMDVec<uint16 t, 16> typedef SIMDVec<int32 t, 8> typedef SIMDVec<uint32 t, 8> typedef SIMDVec<int64 t, 4> typedef SIMDVec<uint64 t, 4> typedef SIMDVec<float, 8> typedef SIMDVec<double, 4> // 512 bit integer vectors typedef SIMDVec<int8 t,</pre> 64> typedef SIMDVec<uint8 t, 64> typedef SIMDVec<int16 t, 32> typedef SIMDVec<uint16 t, 32> typedef SIMDVec<int32 t, 16> typedef SIMDVec<uint32 t, 16> typedef SIMDVec<int64 t, 8> typedef SIMDVec<uint64 t, 8>
- SIMDVector32_8i; SIMDVector32_8u; SIMDVector16_16i; SIMDVector8_32i; SIMDVector8_32u; SIMDVector8_32u; SIMDVector4_64i; SIMDVector4_64u;
 - SIMDVector8_32f; SIMDVector4_64f;
 - SIMDVector64_8i; SIMDVector64_8u; SIMDVector32_16i; SIMDVector32_16u; SIMDVector16_i32; SIMDVector16_u32; SIMDVector8_i64; SIMDVector8_u64;

- VCL, VC, Boost::SIMD
- Library selection at compile time
- Uniform interface chosen after analysis of libraries
- Vector symetry problems resolved by emulation
- Possible to "plug-in" other libraries



Unified Multi/Manycore Environment (UME)

Next steps:

- "Other" abstraction layers
- Integrated benchmarking capabilities
 - Performance evaluation & cost evaluation
- Microbenchmarking platform characteristics
 - Canonical models of microarchitectures
 - Before or even during application compilation
- Canonical design of HEP algorithms
 - Ability to select parameters of the algorithm based on the platform specifics
 - Ability to re-use the algorithm for other applications (e.g.: Hough Transform, Kalman Filter)
 - Canonical algorithm FORCES data structures layout!!!
- Autotuning based on runtime information
 - It's difficult to do "real" autotuning, we can gather runtime data and re-compile

