



Published on *CERN openlab* (<http://test-static-05.web.cern.ch>)

[Home](#) > [Article: Many Integrated Core \(MIC\) Architecture - Advanced Many Integrated Core \(MIC\) Architecture - Advanced](#)

Article: Many Integrated Core (MIC) Architecture - Advanced Many Integrated Core (MIC) Architecture - Advanced ^[1]

[Intel](#) ^[2]

Link:

[Article: Many Integrated Core \(MIC\) Architecture - Advanced](#) ^[3]

Thursday, 15 September, 2011

Intel® Many Integrated Core (Intel® MIC) architecture ushers in a new era of supercomputing speed, performance, and compatibility. Now developers can create platforms running at trillions of calculations per second using fast and familiar Intel® Xeon® processors and co-processors based on the new architecture.

 [ManyIntegratedCore\(MIC\)ArchitectureAdvanced.pdf](#) ^[4]

Phase:

[openlab phase III](#) ^[5]

Competence center:

[Platform](#) ^[6]

- [Visit Us](#)
- [RSS Feeds](#)

DISCLAIMER: This Web page contains pointers to material related to the management of CERN openlab in the Information Technology Department at the European Organization for Nuclear Research (CERN). Their use and distribution are regulated by the [CERN copyright notice](#).



Source URL: <http://test-static-05.web.cern.ch/resources/spotlights/article-many-integrated-core-mic-architecture-advanced-many-integrated-core-mic>

Links

- [1] <http://test-static-05.web.cern.ch/resources/spotlights/article-many-integrated-core-mic-architecture-advanced-many-integrated-core-mic>
- [2] http://test-static-05.web.cern.ch/about/industry_members/intel
- [3] <https://www-ssl.intel.com/content/www/us/en/architecture-and-technology/many-integrated-core/intel-many-integrated-core-architecture.html>
- [4] <http://test-static-05.web.cern.ch/sites/test-static-05.web.cern.ch/files/spotlights/2012/ManyIntegratedCore%28MIC%29ArchitectureAdvanced.pdf>
- [5] <http://test-static-05.web.cern.ch/about/phase-iii>
- [6] <http://test-static-05.web.cern.ch/competence-centre/platform>